> On 2016-04-22, at 18:52, Jim Brain <firstname.lastname@example.org> wrote: > > I will admit that strategic and timely help from a few knowledgeable people who knew more about HDL than I was immensely helpful. I am happy to pass on that help, because I am now pretty comfortable with the toolchain (Verilog, still learning, as I am still messing up when to use reg or wire) One of the n00bs question is: are the HDL designs transferrable (capacity permitting) between FPGAs and CPLDs? And another one: are those transferrable (when common language like Verilog or VHDL is used) between chips from different vendors? -- SD! Message was sent through the cbm-hackers mailing listReceived on 2016-04-22 22:01:11
Archive generated by hypermail 2.2.0.