On 4/22/2016 4:41 PM, firstname.lastname@example.org wrote: >> On 2016-04-22, at 18:52, Jim Brain <email@example.com> wrote: >> >> I will admit that strategic and timely help from a few knowledgeable people who knew more about HDL than I was immensely helpful. I am happy to pass on that help, because I am now pretty comfortable with the toolchain (Verilog, still learning, as I am still messing up when to use reg or wire) > One of the n00bs question is: are the HDL designs transferrable (capacity permitting) between FPGAs and CPLDs? And another one: are those transferrable (when common language like Verilog or VHDL is used) between chips from different vendors? > Transferring from CPLD to FPGA is pretty easy. I'd recommend staying away from special vendor specific constructs is possible and letting the tool infer the gates you need. If using a specific gate is unavoidable, wrap it into a library that can be abstracted from the design. Jim -- Jim Brain firstname.lastname@example.org www.jbrain.com Message was sent through the cbm-hackers mailing listReceived on 2016-04-23 05:00:19
Archive generated by hypermail 2.2.0.