Re: C64 buses when RESET is asserted

From: Groepaz <>
Date: Mon, 8 Apr 2013 22:44:55 +0200
Message-Id: <>
On Monday 08 April 2013, you wrote:
> That's what I meant. Clearing the "screen disable" bit (bit 4 at SCROLY
> register) is the soft way to get rid of bad lines, used in many timing
> critical operations. If this bit is (as I expect) cleared on power-up then
> at least  the bad lines are not interfering and there would be no need to
> monitor the extra line.

its not cleared on reset ....


Aus Fehlern wird man klug. Darum ist einer nicht genug.

       Message was sent through the cbm-hackers mailing list
Received on 2013-04-08 21:00:52

Archive generated by hypermail 2.2.0.