Re: JIffyDOS Coding

From: Richard Atkinson (rga24_at_cantab.net)
Date: 2001-03-27 15:43:19

On Tue, 27 Mar 2001 ncoplin@orbeng.com wrote:

> Not knowing enough about either the VIC20 or the Plus4:
> 1) are the port locations of DATA and CLOCK signals as convenient as
they
> are on the C64/C128?

On the VIC20, CLK input is bit 0 of Port A on the second VIA and DATA is
bit 1, but CLK output is CA2 of the first VIA and DATA output is CB2. High
speed loads may be possible, but I suspect high speed saves will not.


Richard

-
This message was sent through the cbm-hackers mailing list.
To unsubscribe: echo unsubscribe | mail cbm-hackers-request@dot.tml.hut.fi.

Archive generated by hypermail 2.1.1.