Re: C64 MMU POC

From: Nejat Dilek <imruon_at_gmail.com>
Date: Mon, 30 Sep 2019 03:04:48 +0300
Message-ID: <CAP5r8NSK71p==LUGGg1+ONA=nAVrUTCo1OCwHaQWuyesg2jW8g_at_mail.gmail.com>
If it's a cartridge thing I would just use solely IO1 or IO2 space
since it's user's responsibility to choose the compatible hardware
along with compatible software. If that's not the case then a stealthy
approach could be waiting for a correctly timed sequence of writes. I
successfully implemented it in my EasyKernal and IRQHack64 projects. A
short period between two memory accesses to certain address/address
area represents 0, a long period between two memory accesses
represents 1. Hardware is not activated until it gets 24 bit of
information right which is impossible (almost) with the legacy
software. I did this with an AVR part but this can easily be
implemented in vhdl too I guess.
Received on 2020-05-29 22:39:16

Archive generated by hypermail 2.3.0.