Re: Switchless ROMs

From: Gerrit Heitsch <gerrit_at_laosinh.s.bawue.de>
Date: Tue, 27 Dec 2016 17:36:13 +0100
Message-ID: <333b62d0-a285-119a-5bae-38ec2522dfd5@laosinh.s.bawue.de>
On 12/27/2016 11:56 AM, Michał Pleban wrote:
>
> 1. Have the CPLD check for reset vector access, that is, for a fetch
> from $FFFC immediately followed by a fetch from $FFFD. This will catch
> the reset sequence as well as JMP ($FFFC) which is also a kind of reset,
> but it will not catch other accesses to the vector like LDA $FFFC.

Don't forget that CPU memory access is interleaved with VIC. So you 
won't see an access to $FFFC immediatly followed by an access to $FFFD, 
there will be at least one access to wherever inbetween. If you're 
unlucky and catch a badline there will be more...

In order to filter out the CPU accesses, you will have to also look at 
AEC, RDY and PHI0.

  Gerrit



       Message was sent through the cbm-hackers mailing list
Received on 2016-12-27 17:00:03

Archive generated by hypermail 2.2.0.