RE: 65GS10

From: Gideon Zweijtzer (gideonz_at_dds.nl)
Date: 2002-04-18 11:17:13

Next message: Rainer Buchty: "RE: C'T Articles (RE: Logic analyzer (Was: 6510 in FPGA works!!))"

Previous message: ncoplin_at_orbeng.com: "RE: C'T Articles (RE: Logic analyzer (Was: 6510 in FPGA works!!))"
In reply to: John : "Re: 65GS10"
Next in thread: Ojala Pasi 'Albert': "Re: 65GS10"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ] [ attachment ]

>>I hope that you consider releasing your work under an open source license,
>>so that others can concentrate on producing a cycle compliant
>>implementation...
>
>There already is an open source VHDL 6502.  Last time I looked it wasn't
>terribly good, but nothing that can't be fixed with a bit of work.  Was it
>at opencores.org?  I can't remember.

FYI: the 6502 code on the web runs microcode; the original 6502 doesn't have
microcode. The implementation takes more than 2000 LE's, and runs at only 20
MHz or so.

This 6502 implementation runs at >50 MHz, and takes about 880 LE's. Of
course it doesn't have microcode! :)

Gideon


       Message was sent through the cbm-hackers mailing list

Next message: Rainer Buchty: "RE: C'T Articles (RE: Logic analyzer (Was: 6510 in FPGA works!!))"
Previous message: ncoplin_at_orbeng.com: "RE: C'T Articles (RE: Logic analyzer (Was: 6510 in FPGA works!!))"
In reply to: John : "Re: 65GS10"
Next in thread: Ojala Pasi 'Albert': "Re: 65GS10"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ] [ attachment ]

Archive generated by hypermail 2.1.4.