Re: 6545 40/80 col register values

From: André Fachat <afachat_at_gmx.de>
Date: Wed, 25 Apr 2012 09:26:43 +0200
Message-ID: <20120425072643.69760@gmx.net>
-------- Original-Nachricht --------
> Datum: Wed, 25 Apr 2012 02:20:07 -0400
> Von: "MikeS" <dm561@torfree.net>
> An: cbm-hackers@musoftware.de
> Betreff: Re: 6545 40/80 col register values

> Well, I'd call it interleaved video memory instead of "double bus width",
> but let's not quibble over semantics.
> 
> I thought the 40 and 80 col. CRTC configurations might be the same since
> 80 columns are really essentially 40 columns with each character split in
> two halves, but wanted confirmation for a little project being discussed on
> the VC forum; the differences in the 50Hz versions are interesting though...


I had investigated the PET CRTC functionality extensively when I wrote the PET emulator for VICE. It is documented in http://www.6502.org/users/andre/petindex/crtc.html
(BTW: the CRTC emulation in VICE is cycle-exact in case you want to test it :-))

André

-- 
Empfehlen Sie GMX DSL Ihren Freunden und Bekannten und wir
belohnen Sie mit bis zu 50,- Euro! https://freundschaftswerbung.gmx.de

       Message was sent through the cbm-hackers mailing list
Received on 2012-04-25 08:00:12

Archive generated by hypermail 2.2.0.