Date: 2002-05-06 07:00:09
Hi all, I'm experimenting with the concept of a wiring a write only register when the circuit board doesn't have access to the R/W signal (as with for example many CBM carts, or a single sided PCB). My thinking is that with the appropriate IO select and Phi2 Clock it should be possible to get the latch (eg 74175) to accept the data. Logically NOR(NOT /IO2 OR CLOCK) for active low data. Something like a 7400, 7402 or 74139 chip could decode this logic so that data available is latched at the negative edge of the clock. Can someone verify if this would be so? - Nick PLEASE TAKE NOTE: The contents of this email (including any attachments) may be privileged and confidential. Any unauthorised use of the contents is expressly prohibited. If you have received this email in error, please advise us immediately (you can contact us by telephone on +61 8 9441 2311 by reverse charge) and then permanently delete this email together with any attachments. We appreciate your co-operation. Whilst Orbital endeavours to take reasonable care to ensure that this email and any attachments are free from viruses or other defects, Orbital does not represent or warrant that such is explicitly the case (C) 2000: Orbital Engine Company (Australia) PTY LTD and its affiliates Message was sent through the cbm-hackers mailing list
Archive generated by hypermail 2.1.4.