RE: minimum VIC bad-line frequency??
Date: 2001-05-04 09:48:18

Hello Ruud,
>> Damn, doesn't work for what I had in mind.  Thanks anyway.
>Pure curiousity, what did you have in mind?

A CAS before RAS control circuit... there would perhaps be display glitches
as the RAM data would not be valid for the cycle, but the CPU is not active
so there should have been no code glitches.  Just trying to figure out how
to connect something as simple as a 4Mb SIMM to the humble C64.

- nick


The contents of this email (including any attachments) may be
privileged and confidential. Any unauthorised use of the contents
is expressly prohibited. If you have received this email in error,
please advise us immediately (you can contact us by telephone
on +61 8 9441 2311 by reverse charge) and then permanently
delete this email together with any attachments. We appreciate
your co-operation.

Whilst Orbital endeavours to take reasonable care to ensure
that this email and any attachments are free from viruses or other
defects, Orbital does not represent or warrant that such is explicitly
the case

(C) 2000: Orbital Engine Company (Australia) PTY LTD and its

This message was sent through the cbm-hackers mailing list.
To unsubscribe: echo unsubscribe | mail

Archive generated by hypermail 2.1.1.