Den Wed, 18 Jul 2018 12:35:18 -0500 skrev Jim Brain <email@example.com>: > On 7/18/2018 3:25 AM, Baltissen, GJPAA (Ruud) wrote: > > Hallo Jim, > > > > > >> The existing logic puts the data lines in a HiZ state when PHI2 is > >> low. This should eliminate the problem. > > What if something negates RDY because it is a slow device and reads > > the data the moment PHI2 is low? That was the trouble I ran into > > with my 65816 equipped VIC-20; instead reading the data it read the > > bank address. In your case it finds a tri-stated data bus w/o data, > > no good either. > I am reluctant to implement something that does not match the timing > diagram on the datasheet. Data should only be valid on the high > phase of PHI2. Well, phi1 and phi2 being swapped in the data sheet were discovered this year, so ;) > > AFAIK a 6509 also outputs the data when PHI2 is low so if you want > > to be compatible, your device should do as well. > I feel that is more a function of the native delay inherent to NMOS > devices. I doubt the data is presented on the pins for very long > during the low phase of the cycle The question is which devices do depend on this? > Emulating that behavior means incorporating a fast clock (50MHz or > so) on board, to create a sub 1MHz signal that can be used to place > the data on the bus past the time that PHI2 falls. I can incorporate > part of this functionality by setting the IO pins on the CPLD to have > a slow skew, which I will do. Hwoever, adding a clock signal > requires an IO pin, and I have officially used all 52 available IO > pins. There is already an 18MHz clock on the B motherboards, so except for the P, it's easy to obtain a synchronized clock with higher frequency. In fact, using an adapter on top of the timing shift register gives 9 states throughout the 2MHz cycle of the CPU clock, and by using both flanks of the 18MHz clock you can get 18 steps within each 2MHz period cycle. Of course it would be more cumbersome for a user to have to solder a wire or add some clip-on-thing, but using this in a hypothetical future B replacement/replica motherboard would be trivial. > Of course, the design is open source, so someone can modify it to > suit other needs. -- (\_/) Copy the bunny to your mails to help (O.o) him achieve world domination. (> <) Come join the dark side. /_|_\ We have cookies.Received on 2018-07-19 23:00:04
Archive generated by hypermail 2.2.0.