Re: MOS/CSG Kicad library

From: Jim Brain <brain_at_jbrain.com>
Date: Fri, 10 Nov 2017 09:00:18 -0600
Message-ID: <4e8202c0-d582-121c-f6a7-1242f59ac8c3@jbrain.com>
On 11/10/2017 4:10 AM, silverdr@wfmh.org.pl wrote:
>
>   I hated the fact that I was not able to put all the supplies and bypasses in a dedicated schematics area but had to clutter the main schematic instead.
Can you show an example?  I *think* I know what you mean by putting all 
supplies and bypasses ina  area (I put mine in the bottom left of the 
sheet that holds the IC they are for, with main VRs and board level 
bypasses on a separate sheet), but I am unclear on how KiCAD makes you 
place them.
> But OK, I did it. Everything looked OK. I got no ERC errors, nothing, and the board would be unusable anyway because two chips were not connected to power/GND plane. Luckily I am used to eyeball the gerbers for possible last minute corrections.
Ooh, no ERC errors either?  Surely that's a bug someone is squashing, as 
I would think that is foundational.

Jim

       Message was sent through the cbm-hackers mailing list
Received on 2017-11-10 16:00:03

Archive generated by hypermail 2.2.0.